Desain Vending Machine FSM Menggunakan Verilog HDL: Perbandingan Moore dan Mealy

Authors

  • Resti Dyah Ayu Retno Palupi Politeknik Kota Malang
  • Amin Rodhi Alawy Alawy Politeknik Kota Malang
  • Annisa Lathifa Gafrillia Politeknik Kota Malang

DOI:

https://doi.org/10.52158/av9kct21

Keywords:

FSM, Moore, Mealy, Vending Machine, Verilog HDL

Abstract

Finite State Machine (FSM) merupakan salah satu metode penting dalam perancangan sistem digital yang banyak diterapkan pada perangkat otomatisasi. Penelitian ini membahas desain sistem vending machine berbasis FSM menggunakan Verilog HDL dengan melakukan perbandingan antara metode Moore Machine dan Mealy Machine. Sistem dirancang dan disimulasikan untuk menguji respons terhadap masukan berupa nominal uang dan pemilihan produk. Proses pengujian dilakukan melalui simulasi pada lingkungan Verilog HDL untuk menganalisis karakteristik masing-masing model FSM dalam menghasilkan output sistem. Hasil penelitian menunjukkan bahwa Moore Machine memiliki keunggulan pada kestabilan output karena keluaran hanya dipengaruhi oleh state saat ini, sedangkan Mealy Machine lebih efisien dalam penggunaan jumlah state dan memberikan respons output yang lebih cepat karena dipengaruhi oleh state dan input secara langsung. Berdasarkan hasil analisis, kedua metode memiliki karakteristik yang berbeda sehingga pemilihan model FSM dapat disesuaikan dengan kebutuhan desain sistem digital yang dikembangkan.

References

[1] M. M. Mano and M. D. Ciletti, Digital Design, 6th ed. New York, NY, USA: Pearson, 2021.

[2] S. Brown and Z. Vranesic, Fundamentals of Digital Logic with Verilog Design, 3rd ed. New York, NY, USA: McGraw-Hill Education, 2024.

[3] S. Palnitkar, Verilog HDL: A Guide to Digital Design and Synthesis, 2nd ed. Upper Saddle River, NJ, USA: Prentice Hall, 2023.

[4] A. Barkalov, L. Titarenko, S. Chmielewski, and K. Mielcarek, “Improving Characteristics of FSMs With Mixed Codes of Outputs,” IEEE Access, vol. 10, pp. 36152–36165, 2022, doi: 10.1109/ACCESS.2022.3162070.

[5] M. H. Fuad, R. Yeassin, K. M. Mehedi Hassan, M. M. Sykot, and M. F. Nayan, “Design of a Vending Machine Using Verilog HDL and Implementation in Genus & Encounter,” European Journal of Electrical Engineering and Computer Science, vol. 7, no. 6, pp. 25–31, Nov. 2023, doi: 10.24018/ejece.2023.7.6.595.

[6] P. Chidananda Datta, C. Vinay Kumar, R. Singh, and K. Mummaneni, “Optimized RTL design of a vending machine through FSM using Verilog HDL,” in Micro and Nanoelectronics Devices, Circuits and Systems, Lecture Notes in Electrical Engineering, vol. 904. Singapore: Springer, 2023, pp. 387–397, doi: 10.1007/978-981-19-2308-1_32.

[7] A. Barkalov, L. Titarenko, and K. Mielcarek, “Reducing the Number of LUTs for Mealy FSMs with State Transformation,” International Journal of Applied Mathematics and Computer Science, vol. 34, no. 1, pp. 167–178, 2024, doi: 10.61822/amcs-2024-0012.

[8] J. P. Jose, R. Deepika Sharma, A. Jeevitha, V. Pavithra, and P. Prathibha, “Design and Implementation of FPGA Based Vending Machine for Integrated Circuits (IC's),” International Journal of Research in Engineering, Science and Management, vol. 4, no. 7, pp. 212–216, 2021.

[9] V. Salauyou and A. Klimowicz, “Optimizing Digital Systems Implemented in FPGA Through Effective Description of Finite State Machines,” Electronics, vol. 15, no. 4, Art. no. 831, 2026, doi: 10.3390/electronics15040831.

[10] R. H. Naik, R. Sravya, P. Gopi Chand, Y. V. Ravi, and P. Jagadeesh, “Implementation of Vending Machine through Verilog HDL,” International Journal for Modern Trends in Science and Technology, vol. 10, no. 3, pp. 162–167, Mar. 2024, doi: 10.46501/IJMTST1003023.

[11] Monga and B. Singh, “Finite State Machine Based Vending Machine Controller with Auto-Billing Features,” arXiv preprint arXiv:1205.3642, 2012.

[12] Manasa, B. Pavani, B. Soumya, and P. S. Kumar, “Vending Machine Using Verilog HDL,” International Journal of Engineering Research and Science & Technology, vol. 22, no. 2, pp. 62–65, 2026, doi: 10.62643/IJERST.2026.V22.N2(2).2838.

Downloads

Published

2026-06-30

How to Cite

Desain Vending Machine FSM Menggunakan Verilog HDL: Perbandingan Moore dan Mealy. (2026). Journal of Applied Smart Electrical Network and Systems, 7(1), 40-47. https://doi.org/10.52158/av9kct21